EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

Serial No. 10/652,750 Docket No. 249212022500

PUBLICATION NUMBER

01029024

PUBLICATION DATE

31-01-89

APPLICATION DATE

23-07-87

APPLICATION NUMBER

62184804

APPLICANT: NEC CORP;


INVENTOR: USUDA SHIGERU;

INT.CL.

: H03M 1/12

TITLE

: DIGITAL PEAK DETECTOR



PURPOSE: To precisely deal with a low frequency by sampling and holding an input analog signal, and digitizing a sample value, and comparing it with a previous peak value, and outputting it.

CONSTITUTION: As for the input analog signal, the voltage value at that point of time is held by a sample hold circuit 2, and is converted into a digital value by an A/D converter 3, and the voltage value is held by a hold register 4. Then, the previous peak value, held in an output register 5, and the voltage value of the hold register 4 are compared by a comparator 6, and if the former is larger, the signal of '1' is outputted, and if not, the signal of '0' is outputted. Accordingly, when the output of the comparator 6 is '1', the voltage, held in the hold register 4, is set as the new peak value, in the output register 5. Thus, the peak value of the input analog signal can be outputted as a digital signal.

COPYRIGHT: (C)1989,JPO&Japio